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Abstract A hardware-efficient on-line-learnable proces-
sor was developed for the K-means clustering of highly
dimensional vectors. Based on our proposed sample updat-
ing strategy, an incremental number of sample vectors can be
clustered by a constant set of VLSI circuits. In order to speed
up the learning process, we developed an analog fully par-
allel self-converging circuitry to implement the K-means
algorithm. Upon receiving a sample vector on-line, the
K-means learning autonomously proceeds and converges
within a single system clock cycle (0.1 ls at 10 MHz).
Furthermore, the chip-area and inner connection explosion
problem was solved by using the proposed architecture.
A proof-of-concept processor was designed and verified by
the HSPICE and Nanosim simulations. The images from an
actual database were used as learning samples in the form of
64 dimensional feature vectors. From the simulation results,
all the samples were clustered into correct categories with a
randomly ill initialization. In addition, the number of sample
vectors can be freely increased.
Keywords K-means  On-line-learning  Highly
dimensional  Fully parallel  Self-converge
1 Introduction
The K-means algorithm is one of the most typical unsupervised
machine learning algorithms for pattern clustering [1], which
was originally developed in the computing science area.
Unsupervised learning algorithms have been successfully
implemented for image processing problems such as the image
segmentations [2] and image-sets categorizations [3] using
software programs. As a machine learning algorithm, K-means
clustering requires a self-learning process, which is very
computationally expensive and time consuming. Conse-
quently, VLSI implementations of the K-means algorithm
[4, 5] were considered for the applications of portable elec-
tronic equipments or those requiring high speed performances.
Several works employing digital VLSI circuits realized
image segmentation based on the K-means algorithm [6–9]. In
these approaches, the Manhattan distance was employed as a
distance measure. Another digital VLSI implementation [10]
has even achieved the fast K-means clustering of five
dimensional vectors based on the Euclidean distance calcu-
lation, which is much more expensive in silicon. However,
considering high-level applications of image processing [3],
the image-sets categorization for instance, the number of
dimensions of sample vectors becomes much larger since the
vector describes and represents a lot of important features in
the entire image. Due to this reason, the distance calculation
becomes much more expensive. Even if the powerful hard-
ware as GPU is applied [11], it takes much time to calculate the
distances between vectors having a large number of dimen-
sions. One of possible solutions to speed up the learning
processes is applying analog circuits to carry out the core
functions, which has been applied in the supervised learning
such as the support vector machine [12]. However, since the
learning process requires a large number of numerical itera-
tions, these clock-based-iterative implementations were still
time consuming. To solve this problem, an analog fully par-
allel and self-converging implementation of machine learning
was reported in our previous work [13] for SVM algorithm.
All these previously presented technologies have been
developed for the fixed sample space. In the real world, the
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sample space is always huge, even unpredictably incremental.
Thus, a on-line learning strategy [14] has been developed for
the K-means algorithm. Its learning process kept receiving on-
line samples when the sample space was expended. It has been
proved that, this on-line learning strategy is helpful to deal
with the incremental sample space and the ill initialization.
However, this method was realized by a software program,
and the number of dimensions of sample vectors was only two.
The purpose of this work is to implement the on-line
learning K-means algorithm by VLSI circuits for the cat-
egorization of high dimensional sample vectors. A fast self-
converging analog circuitry in fully parallel is used as a
clustering learner [15]. A modified scheme of K-means
algorithm is implemented by this learning circuitry, which
is essentially similar to the original K-means mechanism
but more efficient for the fully parallel implementation. In
addition, an efficient on-line learning strategy is proposed
based on this K-means learning circuitry with the consid-
eration of a fixed hardware resource. In order to verify the
proof-of-concept processor, the images of two objects
selected from the COIL-20 database [16] are converted into
64-D feature vectors as learning samples. Upon receiving
an on-line sample vector, the learning process autono-
mously proceeds and self-converges within 0.1 ls at a
system clock frequency of 10 MHz. According to the
Nanosim simulation results, all the images were catego-
rized into correct classes with a randomly ill initialization.
The rest parts of this paper are organized as follows: an
efficient on-line learning K-means algorithm is proposed in
the Sect. 2; in the Sect. 3, the processor organization and its
operational principle are presented; the Sect. 4 shows the
HSPICE and Nanosim simulation results for the perfor-
mances of our proposed analog circuitry and the whole
processor, respectively; conclusions are made in the Sect. 5.
2 Algorithm applied in this work
The K-means algorithm is widely used in pattern recog-
nition, data mining, and image segmentation as a very
powerful learning tool. It is a typical unsupervised clus-
tering method. Using this algorithm, learning samples
given in the form of multidimensional vectors can be
partitioned into a limited number (K) of clusters according
to their feature similarity without supervision.
2.1 Basic idea of the original K-means algorithm
The basic idea of original K-means algorithm is illustrated
in Fig. 1. The dotted circles represent the categorization
form in each step along with the locations of centroid
vectors marked by the stars. The arrow lines reflect
distances between pattern vectors and centroid vectors in
this sample space. A large number of sample vectors
X ¼ fx1; x2; . . .; xng with n dimensions are given. Consid-
ering the K value as 2, the target is to cluster the sample
vectors into two categories. The unsupervised learning
process is described as follows:
(1) Initializing the categorization randomly and comput-
ing the centroid vector for each cluster;
(2) Evaluating the distances between a specific vector
and all centroid vectors as shown in Fig. 1(a);
(3) Resetting the categorization label for this specific
vector according to the distance comparisons;
(4) Repeating steps 2 and 3 till all the given vectors have
been re-clustered for this round;
(5) Computing the new centroid vectors [the change of
centroid is illustrated by the location shift of star mark
in Fig. 1(b)] and back to step 2;
(6) Results converging and stopping.
Many different types of mathematical representations
were introduced to evaluate the distance DðXi;XjÞ between
vectors Xi and Xj such as Euclidean Distance. In some pre-
viously proposed VLSI implementations of K-means, the
Manhattan Distance was employed since it is computation-
ally simpler than the Euclidean Distance. However, the
complex computations for high-dimensional vectors still
should be repeated for heaps of times, including average-
vector calculations (to search the centroid) and the distance
evaluations. These calculations for vectors are usually hun-
gry for the hardware and computing-time especially when
the number of vector dimensions is large. Due to this reason,
the original K-means algorithm can be hardly implemented
by VLSI circuits with fully-parallel learning strategy. In
addition, upon receiving a new sample vector, all the oper-
ations should be repeated. Thus, the on-line learning strategy
is difficult to efficiently apply in this algorithm.
2.2 Hardware-efficient version of K-means algorithm
for fully-parallel learning strategy
In order to avoid iterating calculations of vectors, a mod-
ified version of K-means algorithm was proposed in this
work. The basic idea of our proposed algorithm is
(b)(a)
Fig. 1 Basic idea of original K-means clustering algorithm
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illustrated by Fig. 2. Instead of iterating operations to
search centroid vectors and calculate distances between
vectors, all the vector calculations are carried out at the
beginning and kept for the whole learning process. The
Euclidean Distances from every vector to all the others are
calculated (in parallel by analog VLSI circuits in this work)
and stored in the form of scalars, which can be directly
reused during the learning process. In this manner, the only
operation needed to be iterated is changing the category
label for each vector, which is easily realized by analog
VLSI circuits and possible to be proceeded in parallel.
Upon receiving a new sample vector on-line, the efficiency
of each current sample vector is evaluated according to:
min i
P
jðyj 6¼yiÞ ajDðXi;XjÞ, where yi is the category label of
the i-th sample. The most inefficient sample is updated by
the coming sample. The learning process flow is given as
follows:
(1) Setting up an initial sample space with a small size;
(2) Calculating the Euclidean Distances from every
vector to all the others and initializing the categori-
zation randomly as shown in Fig. 2(a);
(3) Evaluating the similarities from a specific vector to all
the categories (by calculating the average distances
from the specific vector to all the vectors from the
same category);
(4) Resetting the categorization label for this specific
vector according to the evaluation as shown in
Fig. 2(b);
(5) Repeating steps 3 and 4 till all the given vectors have
been re-clustered;
(6) Results converging and updating the sample space as
shown in Fig. 2(c), (d).
During the learning operation, the only calculation is to
compute the average values among scalars. Therefore, the
chip area and processing time for learning processor can be
reduced. In the actual VLSI implementation by this work,
the similarity evaluations and the label resetting are both
proceeded in vector-parallel rather than one by one based
on the clock cycle. The temporal results are immediately
feedback to the circuity and autonomously converge.
2.3 Comparison
Regarding the original K-means algorithm, the centroid
vector (or called gravity) of each cluster is represented
when the clustering scheme is changed by learning. The
distances from any specific sample vector to the gravities
of all the clusters are calculated. Essentially, the distances
from a specific sample to all the clusters are evaluated by
this calculation. These distance evaluations are compared,
and the smallest one is selected to determine the new
cluster label of this sample vector. Namely, the represen-
tatives of centroid vectors even the values of distances have
no direct effects on the updating, but the comparison
among distance evaluations is important. In our modified
scheme of K-means algorithm, the distances from a specific
(a) (b) (c) (d)
initialization initial clustering identify inefficient sample remove it, read in new one
Fig. 2 Modified version of the K-means algorithm applied in this work
(b)(a)
Fig. 3 Distance evaluations from a specific sample vector to different







Fig. 4 Organization of proposed on-line learning K-means processor
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sample to different clusters are evaluated by the average
calculation of distances from this sample to all the mem-
bers in a cluster. Comparing Fig. 3(a) with (b), these two
types of evaluations give the same comparisons of dis-
tances from a specific sample to different clusters in gen-
eral cases. Therefore, two types of evaluations lead to the
same updating operation in those cases. The learning
operation will stop and converge till the cluster label for
each sample does not change, which is the same as original
K-means mechanism. From this point of view, the sug-
gested scheme of clustering method has similar conver-
gence performance to the original K-means algorithm.
3 Hardware implementation
3.1 Processor organization
The proof-of-concept processor is designed to realize the
on-line learning K-means clustering function. Figure 4
illustrates the processor organization, which consists of an
analog fully-parallel self-converging K-means circuitry and
a winner-take-all (WTA) circuit. Sixteen sample vectors
with 64 dimensions are used as a fixed sample space. The
analog K-means circuitry clusters these sample vectors into
two categories in real-time. The WTA circuit is introduced
to evaluate the current sample space, and identify the most
inefficient sample, which will be replaced by an new
coming sample on-line.
3.2 Analog K-means learning circuitry
In this implementation, N vectors represented by Xis with
high-dimensions (64-dimensional in this actual work) can
be autonomously clustered into two categories after a fast
K-means learning process. The Labeli with a binary form
(one bit for two-category implementations) is introduced
to reflect the category index of the ith given vector
respectively.
The analog K-means learning circuitry is mainly com-
posed of three blocks using analog VLSI circuits as shown
in Fig. 5. Block I contains N sets of distance calculators,
which evaluate the distance between two vectors Xi and Xj
as following equation:
DðXi;XjÞ ¼ jXi  Xjj2 ¼
X64
k¼1
ðxik  xjkÞ2; ð1Þ
where,X is a 64-dimensional vector asX ¼ fx1; x2; . . .; x64g:
The evaluation results are given in current mode and stored in
the analog current memory array as block II row by row in
time sequence. Each memory cell is connected with two
switches (in fact, the number of switches depends on the
number of categories for a specific application) controlled by
its respective category label. Since the evaluation results are
read out in current mode, it is easy to sum them up for each
category by a bus wire. The analog dividers in block III are
built to compute the average distance from a specific vector
to all the others belonging to a same category. As it is shown
in Fig. 2, the NA and NB represent the numbers of vectors in
category A and category B, respectively. According to the
distances from a given vector to two categories, the catego-
rization result for this vector in the form of a binary label is
output by using a simple analog comparator. All the calcu-
lations and operations are carried out using analog circuits.
Thus, the operations can be accomplished in real-time and in
parallel by compact circuits. Since only the comparisons
among distances are concerned rather than the accurate
values, the accuracy of analog circuits is acceptable in this
implementation.
During the learning process, the categorization results in
the form of binary labels are immediately feedback into the
circuitry to control the switches in block II and count the
number of NA and NB in block III. These switching oper-
ations are also easy to be realized in real-time by analog
VLSI circuits. The dynamics of analog free feedback
realizes the mechanism of step iterations, which was
mentioned in the algorithm description. Without any
additional controlling mechanism, the learning process is
accomplished autonomously and self-converges with very
high speed (within single clock cycle). The block II con-
tains much more cells compared with other blocks. How-
ever, the values stored and processed by block II are all in
the form of scalars, which means the chip area of single
cell in block II is much smaller than that of block I. Fur-
thermore, it is easy to collect the information by row bus-
wires. Therefore, the chip area and interconnect explosion
problem can be prevented. Theoretically, a triangular array
in block II is sufficient to store necessary values since
DðXi;XjÞ ¼ DðXj;XiÞ: However, this distance value con-
tributes to the label updating of two different patterns. The
switches and wire connection associated to these two
contributions are separate. The elimination of the redun-
dant capacitors does not greatly reduce the chip area of this
block, but increase the complexity of inner connection.
Therefore, a full array is designed in block II. In the case of
category expansion, more bus-wires for categories could be
added.
Our proposed analog circuit to calculate the distance
between two vectors Xi and Xj with 64 dimensions is
shown by Fig. 6. In order to make it flexible and able to
combine with digital circuits even computer programs, we
also design a digital-to-analog converter (DAC) for the
processor. The 64-D pattern vectors are converted into
analog voltage signals. For instance, the vector Xi can be
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represented by voltages as fvi1; vi2; . . .; vi64g. Assuming
vi1 [ vj1, the potentials v1 and v2 of node 1 and 2 will be
shifted by a small enough current bias Ib as following
equations:
v1  vi1 þ vthn þ jvthpj;
v2  vj1 þ vthn þ jvthpj;
ð2Þ
where, vthn and vthp are the threshold voltages of n-type and
p-type MOS transistors respectively. Considering vi1 [ vj1,
the transistors in the branch where current I1 flows are in
the strong inversion region, the transistors in the branch
where current I2 flows are in the weak inversion region.
Then, I1  I2 and the current I1 can be obtained according
to the following equation:
I1 ¼ Knðv1  v3  vthnÞ2 ¼ Kpðv3  vj1  jvthpjÞ2; ð3Þ
where, Kn and Kp are the amplifier factors of n-type and
p-type MOS transistors respectively. Solving this equation
with the consideration of Eq.2, the potential of node 3 v3


















Substituting Eq. 4 into Eq. 3, the current flowing through
this branch can be given by:
I1 ¼ aðvi1  vj1Þ2; ð5Þ
where, a ¼ KnKpð ﬃﬃﬃﬃKnp þ ﬃﬃﬃﬃKpp Þ2 : Since I1  I2, the total current
generated by the 1-D squaring circuit is almost equal to I1
(I1 ? I2 & I1). In the case of vi1 \ vj1, similar derivation
can be applied to obtain:
I1 þ I2  I2 ¼ aðvj1  vi1Þ2: ð6Þ
Generally, the current generated by the 1-D squaring circuit
is a|vi1 - vj1|
2. Collecting the current generated by all
dimensions, the final output to evaluate DðXi;XjÞ can be




jvik  vjkj2: ð7Þ
This current which evaluates the distance DðXi;XjÞ is
stored in an analog current memory as illustrated in Fig. 7.
Each memory cell is combined with two analog switches
controlled by the categorization label (the number of
switches depends on the number of categories). The label
of a specific vector determines the current value stored in
its respective cell should contribute to category ‘‘A’’ or
‘‘B’’. The bus-wires collect all results in current mode and
feed them into the analog dividers to calculate the average
distances from this vector to all the others of each category.
An advanced topology of Translinear circuit [17] is
applied in this work as an analog divider as shown in
Fig. 8. According to the Translinear principle, the output
current of this circuit is obviously obtained by: Iout ¼ Iin IrIcnt,
where Ir is a constance current reference and Icnt can be
generated by our proposed vector counter. The switches in
this counter are controlled by the labels for all the vectors.
For instance, the Icnt generated by the counter for category
A can be obtained as Icnt ¼ NA  Ir; where NA is the number
of vectors from category A. Finally, the output current is
given by: Iout ¼ IinNA (for the dividers on bus-wire of category
A) or Iout ¼ IinNB (for the dividers on bus-wire of category B).
These average values are used to generate new labels by
Fig. 5 Architecture of
proposed fully-parallel self-
converging K-means learning







Fig. 6 Circuit schematic of the distance calculator for 64-D vectors
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the simple comparators. The new labels are immediately
feedback to the operational blocks till results converge.
3.3 Winner-take-all circuit to evaluate the efficiency
of samples
A winner-take-all (WTA) circuit shown in Fig. 9 is
designed to select the most inefficient sample, which is the
closest one to the opposite cluster. The current Ii represents
the average distance from the i-th sample to all the samples
of the different cluster
P
jðyj 6¼yiÞ DðXi;XjÞ=Ndiff , where Ndiff
is the number of samples in the different cluster. The block
‘‘NOR’’ is used to accept the output from each candidate,
and broadcast the result to control the charging switches for
all the candidates. All the outputs are initialized as ‘‘0’’ at
the beginning. Then, the charging switches are all turned
on. When the voltage on any one of capacitors reaches the
threshold of buffer inverter, the result of block ‘‘NOR’’
becomes ‘‘0’’. As a result, all the switches are turned off,
and the outputs are locked.
4 Experiments
A 0.18 lm 1.8 V CMOS technology is employed to con-
struct the proof-of-concept processor for 64-D vectors
categorization. The HSPICE and Nanosim simulations
were introduced to verify the performances of our proposed
analog circuits and the on-line learning K-means processor.
4.1 Performances of the analog K-means learning
circuitry
The performances of analog circuits applied in our proposed
processor are verified by the HSPICE simulations. Considering
Fig. 7 Analog current memory cell with switching function
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Fig. 10 Performances of distance calculator (the output current















Fig. 11 Temperature effects on the Euclidean distance calculation
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the distance between vectors Xi and Xj, the kth dimension was
selected randomly. The voltage vjk was set as a ‘‘center’’ value.
For other dimensions, vil = vjl|l=k = 0. By sweeping the volt-
age vik, the output current can be obtained as shown in Fig. 10,
which reflects the distance generated by this dimension.
The performance robustness against fabrication process
variations is also shown in this simulation. The Monte
Carlo simulation with five trials is performed to verify the
mismatch problem. We focus on the threshold voltage Vth
for this simulation since it is the most sensitive factor to
process variations. Considering the model proposed by the
previous works [18], the variation of Vth can be described
by the following equation:

















The variation of Vth is related to the mismatch problem
during the fabrication process and the dynamic bias VBS.
From the results of some related works [18], the worst case
of Vth variation was evaluated as rðDVthÞ  3%Vth in a
0.18 lm technology, where Vth is the typical value of the
















Fig. 12 Performances of analog divider (the output current against
input current)
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Fig. 13 Learning performances with an illy random initialization of category labels
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variations follow a Gaussian distribution. An excessive
value of rðDVthÞ is set as 5 %. The fluctuation of Euclidean
distance calculation is illustrated in Fig. 10.
Figure 11 shows the temperature effects on the Euclid-
ean distance calculation. The operational temperatures are
set as 25; 50; 75 and 100 C for this simulation. From the
simulation results, the temperature effects on the Euclid-
ean distance calculation are approximately symmetrical to
the center value. Namely, the temperature has equal effect
on the calculation of each dimension for every learning
sample, which is negligible to the learning result
theoretically.
The simulation results shown in Fig. 12 present the
performances of the analog divider, which carries out the
average current Iout ¼ IinN , where N is the amount of vectors.
By setting different amounts of N = 1, 2, 4, 6, 8 and 10












can be obtained as presented in
Fig. 12.
The images selected from an actual database COIL-20
are employed to verify our proposed fully-parallel learning
architecture. Before the learning process, all the images are
converted into 64-dimensional vectors applying the PPED
method [19] (projected principle edge distribution). A set
of classic serial DACs has also been designed to translate
this digital information into analog voltage signals. In this
work, ten clock cycles are needed to convert a pattern
vector with a bit-length of eight. The Nanosim simulation
results are presented by Fig. 13 with the illy random ini-
tialization for category labels. The binary signals ‘‘1’’
(1.8 V in this work) and ‘‘0’’ (0 V) are used to reflect the
category label for each vector. Four images of ‘‘umbrella’’
and three images of ‘‘cup’’ are initialized as category ‘‘a’’
by setting their label voltages as 0 V; other four images of
‘‘umbrella’’ and five images of ‘‘cup’’ are initialized as
category ‘‘b’’ by setting their label voltages as 1.8 V. After
the learning session, the label voltages for all the images of
‘‘umbrella’’ and ‘‘cup’’ become 0 and 1.8 V, respectively.
The learning process autonomously proceeds and self-
converges within one clock cycle (0.1 ls as a system clock
frequency of 10 MHz). The label signals during the
learning process are zoomed in and shown in the lower
windows of Fig. 13. Without any additional controlling
mechanism, they are self-reset for several rounds and
completely converges. The dynamic fluctuation of these
signals reflects the temporary alteration of category labels
due to the ill initialization. This phenomenon is comparable
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approaches. In the traditional applications based on clock-
driven iterations, the learning speed are seriously related to
the amount of iterations [20]. Assuming the amount of
iterations and learning samples are l and N, respectively,
the learning process requires a number of clock cycles as
l 9 N for clock-based works. In other words, the learning
process of our proposal is l 9 N times faster than the tra-
ditional clock-based processors at least.
4.2 Simulation results of on-line learning process
The K-means on-line learning processor has a fixed hard-
ware set for sixteen sample vectors. A small number of
sample vectors are initially read in the learning circuitry,
and the learning operation proceeds for the first round.
During each round of learning process, the most ineffective
sample is indexed by a selection-signal as shown in
Fig. 14. Upon receiving a new sample on-line, this inef-
fective sample will be replaced by the new sample
according to the selection-index. When the sample space is
updated, the learning operation proceeds as the next round.
The cluster-label for each sample is presented in Fig. 15 in
several on-line learning rounds. Considering plenty of
different learning samples (random initialization and on-
line-updating samples), the learning operations success-
fully converge in every round of the entire on-line
sequence. The shadow marks a sample which has been
replaced by a new sample during the previous round. From
the Nanosim simulation results, all the on-line test samples
are clustered into correct categories.
Table 1 Performance comparisons













Number of iterations 25 16 Self-
converging
Speed (vectors/s) \4.93 9 106* 1.38 9 106 10 9 106
Number of samples 2,905 76.8 9 103 On-line








































































































initial samples with random label round 2round 1 round 3 round 4Fig. 15 On-line learningprocess in different rounds. The
shadow marks a sample which
has been replaced by a new
sample during the previous
round
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4.3 Comparisons
The performance comparisons among this work and some
other works are shown in Table 1. The learning complexity
is greatly related to the number of dimensions of the
sample vectors. Thus, previously reported works [8, 10]
were difficult to be implemented in the highly dimensional
applications. By using the proposed architecture, a larger
number of dimensions and samples, even a higher learning
speed were achieved with less complexity of hardware.
Furthermore, the self-convergence is helpful to improve the
learning performances compared with the traditional
approach, which stops learning by setting a fixed number of
iterations.
4.4 Reliability
Generally, the accuracy of calculational analog circuits is
poorer than that of software programs and digital circuits.
Plenty of factors influence the precision of the storage and
calculations for analog signals, which might lead to
defective results of K-means learning.
The error of calculations is mainly resulted by the mis-
match and deviation problems on all the devices (especially
the threshold voltages of MOS transistors) as it is shown in
Fig. 10. On the other hand, the storage of sampling voltages
also results in errors. Since the capacitors are used as analog
memories, the switch channel charges and the leakage cur-
rent of capacitors cause the voltage drops DVsw and DVleak,
respectively. In the K-means learning circuitry, voltages
representing the element values of patterns are broadcasted
to block I controlled by sixteen sets of switches. Considering
the originally stored voltage as Vorig, the effect of switch
channel charge can be described as DVsw=Vorig ¼
16Csw
Csamplingþ16Csw ; where Csampling and Csw are the voltage sam-
pling capacitance and the equivalent capacitance due to
switch channel charge, respectively. In this sense, large
sampling capacitance and small size of switching transistors
are suggested to reduce the voltage drops. The voltage drops
due to the leakage current of sampling capacitors are related
to the entire time of usage. Therefore, this effect appears
when the proposed processor operates in the on-line learning
mode and the number N of on-line patterns is very large.
Since the digital data with a bit-length of eight is used as
input, the expected accuracy of analog voltages is VDAC/256
(about 4 mV in this work) after D/A conversion. The infor-
mation of patterns will be correctly kept in the analog
memories if the voltage drop is smaller than 4 mV.
Assuming the leakage current density and capacitance




, where f is the operational frequency.
The effects of all these errors to the clustering results are
also related to the learning patterns. Fortunately, in the
K-means theory, the similarity comparisons among pat-
terns are concerned rather than the absolutely accurate
calculations. In some related works [21], it is reported that
the poor calculational accuracy has acceptable effect on
K-means learning result.
5 Conclusions
An analog on-line learning K-means processor was
developed for the categorization of highly dimensional
vectors. Upon receiving a new sample vector on-line, the
K-means processor proceeds the learning operation within
a single system clock cycle (0.1 ls), and the sample space
is updated. By using the proposed architecture, a fully
parallel and self-converging circuitry is constructed within
a compact chip area. An images database was introduced to
verify the learning performances of K-means processor.
From the circuit simulation results, all the vectors which
represent real images are self-clustered into correct cate-
gories on-line.
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